## **Exadata with Persistent Memory: An Epic Journey**


Zuoyu Tao Oracle



# What is the **Exadata Database Machine?**




### Best Platform for the Oracle Database




State-of-the-art enterprise-grade hardware

- 2. Optimized for Oracle Database workloads
- . Intelligent storage servers
- Smart database protocols and optimizations from servers to network to storage
- 5. One vendor responsible for everything

Exadata Unique Intellectual Property





#### Fxadata Components

- Scale-Out 2-Socket or 8-Socket Database Servers
  - Latest 24 core Intel Xeon
  - Latest 25 GigE client connectivity

#### • Ultra-Fast Internal Fabric

- Scale-Out Intelligent Storage Servers
  - Latest Intel CPUs offload database processing
  - Latest disk technology 14TB Disk Drives (x 12)
  - Latest NVMe PCIe Flash 6.4 TB Hot Swappable (x 4)
  - Intel Optane DC Persistent Memory

#### Exadata Uniquely Accelerates OLTP Completely Automatic, No Management Required



- •Exadata uniquely deals with traditional OLTP (online transaction processing) bottleneck: Random I/O
- Unique scale-out storage, ultra-fast NVMe Flash, ultra-fast iDB delivers:
  - •Over 3.5 Million Database 8K reads or writes per rack;
  - •250us I/O latency at 2M IOPs

## **Exadata X8 I/O is Dramatically Faster than All-Flash EMC**

6 M 560 GB/s 5 M 600 5 M 500 4 M **GB/sec** 400 300 3 M 200 2 M 75 GB/s 100 1 Rack **1 Rack EMC** 


**PowerMax** 

Analytic Scans

Single rack Exadata beats the fastest EMC PowerMax all-Flash array in performance metrics:

- 7.4X more throughput
- 2X faster OLTP I/O latency
- 1.5 Million more IOPS

Exadata performance scales linearly as more racks are added



OLTP Read I/O


6.57

#### **Database Platform Leadership Since 2008**



Storage (TB)	168	336	504	504	672	1344	1344	1.68	2.35 PB
Flash Cache (TB)	0	5.3	5.3	22.4	44.8	89.6	179.2	358	358 TB
CPU (cores)	64	64	96	128	192	288	352	384	384 cores
Max Mem (GB)	256	576	1152	2048	4096	6144	12288	12288	12 TB
Ethernet (Gb/s)	8	24	184	400	400	400	400	800	800 Gb/s
Scan Rate (GB/s)	14	50	75	100	100	263	301	350	560 GB/s
Read IOPS (M)	.05	1	1.5	1.5	2.66	4.14	5.6	5.97	6.57 M


#### **Improving Performance**



- Flash performance (Read IOPS) plateauing
- Total bandwidth increasingly bottlenecked by network limitations
- Latency can be improved
- New disruptive technology: Persistent Memory


#### **PMEM on Exadata**

## Use **Persistent Memory** (PMEM) to make IOs faster




- Added in front of flash memory
  - Cache hierarchy with hottest data cached in PMEM
- Inclusive, shared cache
- Mirrored
- Adapted existing Flash Cache Code for PMEM Cache

## Use **Persistent Memory** to make IOs faster



- Can be Writethrough
  - PMEM used as larger volatile RAM
- Can be Writeback
  - Challenges and opportunities of persistence
- Improves throughput, latency
- But can achieve still lower latencies...


## Current I/O Latencies in Exadata




### **PMEM Latency**

- PMEM IO is Super Fast
  - -8K local memory read @ <1 usec
- IO Software Stack Overhead
  - Context Switch Cost of Storage Software:
     **10s of us**
  - Context Switch Cost of Database:
     Additional **10s of us**





### **<u>RDMA</u>** makes access to persistent memory faster




• Bypass the software stack

• 10X+ faster access latency


#### Ultra Fast Path: One-sided Read

- Direct RDMA to PMEM on storage servers, Eliminating Software Cost
- Database Sync Polls for RDMA Completion, Eliminating Database Context Switch
  - Faster (i.e., lower latency) and Cheaper (i.e., using less CPU)
- For the future: one-sided <u>writes</u>



#### One sided reads – Where is My Data on PMEM?

• Traditionally storage software looks up hash table to redirect hits to FC




#### One sided reads – Where is My Data on PMEM?

- •Solution: DB Probes Hash Table via RDMA Read
  - Find bucket based on hash of desired [disk, offset] do RDMA read of that bucket
- •No DB Side Translation Caching or Invalidation
  - -Scales better

#### PMEM Cache – DB Read Flow


- 1. RDMA Read of DRAM Hash Table (HT) to Look up Translation (~hundred bytes)
- 2. If Hit, RDMA Read of PMEM Cache Line (few kilobytes)

If Miss, Go Through Storage software to Populate into PMEM Cache



#### Two-sided Read/Write Path

- Go through storage server software
- Why?
  - Cache population
  - Prevents torn blocks




### **Torn Block Prevention on PMEM**

#### Problem: torn blocks

#### • PMEM has 8-byte Atomic Write Guarantee

- Not Good Enough for Database Blocks (>= 2K)
- Database checks beginning and end of block -- does not catch torn block


#### -Torn blocks = Database corruption!



### Solution: Send Writes to Storage Server Software


- Database does 2-sided Writes
  - -No RDMA
  - Not in the Critical Path of Application Performance
- Storage server software guarantees Atomic Database Block Writes to PMEM

#### **Staging Buffers Guarantee Atomicity**




Storage software recovers DB Writes After Crash

- •Upon Startup, storage software scans PMEM Staging Buffers and Applies to PMEM Cache
- •No Client I/O Accepted Until Recovery is Completed



## **Achieving Persistence**


#### PMEM Data Persistence: ADR



#### •Asynchronous DRAM Refresh (ADR)

- -Saves Updates upon Power Fail
- Only Data Inside ADR Domain is
   Protected Against Power Fail

#### PMEM Data Persistence: CPU Cache




#### Current Solution: NT Store + sfence


```
void do_PMEM_write(...)
{
    for (...)
    {
        do_non_temporal_store(...); // write 8/64 bytes at a time
    }
    sfence(); // BUG!
}
```

- sfence should be inside the loop, otherwise stores appear out of order
- Although example is trivial, memory ordering not easy for most developers.
- <u>Future enhancement to ADR</u> all stores to persistent memory will be ordered and durable.

#### Persistence for RDMA writes – DDIO



## **High Availability on PMEM**



#### • On flash failure

- Storage server software stack stays up
- Software is notified of IO failure

 Resilver from mirror using in-memory data

- Fine-grained

#### PMEM: IO Failures without RAS



Writes to PMEM may fail, resulting in poison
Poison Read Generates Uncorrectable Error (UE)

- Machine Check Exception (MCE) -> kernel panic (similar to behavior upon DRAM error)
- Lose all state and in-memory data on the storage server

#### Current PMEM RAS



• PMEM Address Range Scan (ARS) runs after bootup in the background

- -ARS logs bad blocks in sysfs
- Storage server software monitors bad block list, to avoid using PMEM DIMMs with bad blocks
- Data cached by failed PMEM DIMMs copied from mirror

#### Future Enhancement: PMEM RAS

#### •Software Gets SIGBUS on poison read



- -Copy stale data from mirror
- -Similar to flash cache
- •Currently testing, but challenges remain




#### **RAS Kernel Panics**

- Currently, poison can still cause kernel panics even with RAS
  - Only one MCE register per core
  - Concurrent read of poison from different HW threads leads to overflow and kernel panic
  - On-demand read and cache prefetch are different HW threads
- Only recovery method is to scan list of bad blocks upon restart, and identify and quarantine PMEM DIMM.
- Future HW improvement to fix overflow


## Performance

Amazing PMEMCache Read Performance – ¼ rack



## Future enhancement: write scaling performance

8 kiB BW to one 128 GiB NVDIMM



Effective bandwidth

- Currently, write scales poorly with concurrent writes
  - Especially with writes from remote core
- IO Directory Cache contention
  - Specific IODC setting reduces contention
  - Still room for future improvements
- Each thread slows down writes from another thread
- Best performance with fewer threads doing IOs

### Lessons Learned

What Worked with using PMEM and RDMA?

•Read performance – IOPS and Latency

• Persistence (excluding user bugs)

-Ran many persistence tests, barely any issues

#### What can be enhanced?

- ADR
- RAS
- Threaded write performance

## **Questions?**